
IDT71T75602, IDT71T75802, 512K x 36, 1M x 18, 2.5V Synchronous ZBT? SRAMs with
2.5V I/O, Burst Counter, and Pipelined Outputs Commercial and Industrial Temperature Ranges
Read Operation with Chip Enable Used (1)
Cycle
n
n+1
n+2
n+3
n+4
n+5
n+6
n+7
n+8
n+9
Address
X
X
A 0
X
A 1
X
X
A 2
X
X
R/ W
X
X
H
X
H
X
X
H
X
X
ADV/ LD
L
L
L
L
L
L
L
L
L
L
CE (2)
H
H
L
H
L
H
H
L
H
H
CEN
L
L
L
L
L
L
L
L
L
L
BW x
X
X
X
X
X
X
X
X
X
X
OE
X
X
X
X
L
X
L
X
X
L
I/O (3)
?
?
Z
Z
Q 0
Z
Q 1
Z
Z
Q 2
Comments
Deselected.
Deselected.
Address and Control meet setup.
Deselected or STOP.
Address A 0 Read out. Load A 1 .
Deselected or STOP.
Address A 1 Read out. Deselected.
Address and control meet setup.
Deselected or STOP.
Address A 2 Read out. Deselected.
NOTES:
1. H = High; L = Low; X = Don’t Care; ? = Don’t Know; Z = High Impedance.
2. CE = L is defined as CE 1 = L, CE 2 = L and CE 2 = H. CE = H is defined as CE 1 = H, CE 2 = H or CE 2 = L.
3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
Write Operation with Chip Enable Used (1)
5313 tbl 19
Cycle
n
n+1
n+2
n+3
n+4
n+5
n+6
n+7
n+8
n+9
Address
X
X
A 0
X
A 1
X
X
A 2
X
X
R/ W
X
X
L
X
L
X
X
L
X
X
ADV /LD
L
L
L
L
L
L
L
L
L
L
CE (2)
H
H
L
H
L
H
H
L
H
H
CEN
L
L
L
L
L
L
L
L
L
L
BW x
X
X
L
X
L
X
X
L
X
X
OE
X
X
X
X
X
X
X
X
X
X
I/O
?
?
Z
Z
D 0
Z
D 1
Z
Z
D 2
Comments
Deselected.
Deselected.
Address and Control meet setup.
Deselected or STOP.
Address D 0 Write in. Load A 1 .
Deselected or STOP.
Address D 1 Write in. Deselected.
Address and control meet setup.
Deselected or STOP.
Address D 2 Write in. Deselected.
NOTES:
1. H = High; L = Low; X = Don’t Care; ? = Don’t Know; Z = High Impedance.
2. CE = L is defined as CE 1 = L, CE 2 = L and CE 2 = H. CE = H is defined as CE 1 = H, CE 2 = H or CE 2 = L.
12
6.42
5313 tbl 20